Join today and have your say! It’s FREE!

Become a member today, It's free!

We will not release or resell your information to third parties without your permission.
Please Try Again
{{ error }}
By providing my email, I consent to receiving investment related electronic messages from Stockhouse.

or

Sign In

Please Try Again
{{ error }}
Password Hint : {{passwordHint}}
Forgot Password?

or

Please Try Again {{ error }}

Send my password

SUCCESS
An email was sent with password retrieval instructions. Please go to the link in the email message to retrieve your password.

Become a member today, It's free!

We will not release or resell your information to third parties without your permission.

Yamaha Reduces Leakage Power by 50 Percent in Mobile Chip Using Cadence Low-Power Solution

CDNS

SAN JOSE, Calif., March 18, 2014 /PRNewswire/ -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that Yamaha Corporation

(Yamaha) utilized components of the Cadence® Low-Power Solution to achieve a 50 percent reduction in leakage power in its newest chip for smartphones .  The Cadence tools used by Yamaha consisted of Cadence Encounter® RTL Compiler (RC), Cadence Encounter Conformal® Low Power (CLP) and Cadence Encounter Digital Implementation (EDI) System.
Cadence Logo.

"Low power is critical for our new mobile chip designs," said Shuhei Ito, development director, Yamaha Corporation. "Because the tools in the Cadence Low-Power Solution support the Common Power Format, it allowed us to leverage advanced power management techniques, which resulted in better power and performance and shorter turnaround time for our design."

The Cadence Low-Power Solution supports many advanced low-power techniques such as multi-supply voltage, power shutoff and multi-bit cell inferencing, which are critical to reducing power. In addition to reducing leakage power, Yamaha utilized the solution to achieve design closure at the target performance and power levels. The design tools in the solution support a consistent power management intent as described in the Common Power Format (CPF) for all design phases such as implementation and verification from register-transfer level (RTL) to GDSII.

For more information on the Cadence Low-Power Solution, visit www.cadence.com/news/lpsolution.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.

© 2014 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, Conformal, and Encounter are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries.  All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
newsroom@cadence.com

Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO

SOURCE Cadence Design Systems, Inc.